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 
     Abstract— We report the fabrication and characterization of a 
GaAs fin-array tunneling trigger monolithically integrated on an 
exact (001) silicon substrate. A Schmitt-trigger-like behavior was 
observed under double sweep condition by connecting the tunnel 
diode with an on-chip load resistor. The tunneling trigger circuit 
was studied using load line analysis. Critical parameters of the 
circuit were extracted. We found that the circuit hysteresis can be 
tuned by tailoring of the diode dimensions and load resistor 
values. 
 
    Index Terms— Tunnel diodes, GaAs fin-array, Schmitt trigger, 
monolithic integration, digital circuits. 
I. INTRODUCTION 
iming at enhancing circuit performance and functionalities,   
merging III-V electronic and photonic technologies with 
silicon complementary metal-oxide-semiconductor (CMOS) 
process is receiving a tremendous amount of attention [1]-[4]. 
Integrating III-V tunnel diodes on Si can form the building 
blocks for a new class of ultra-high speed circuits with reduced 
power consumption and circuit complexity [5]-[11], if 
challenges associated with the thermal and lattice mismatches 
and the polar/non-polar growth can be properly addressed 
[12]-[16]. In addition, direct integration on (001) silicon 
substrates is fully compatible with the well-established 
processing technologies of advanced CMOS foundries. Taking 
advantage of the defect necking effect in the aspect ratio 
trapping (ART) process, we have recently demonstrated 
GaAs/InGsAs fin-array tunnel diodes and inverters on exact 
(001) silicon substrates using a GaAs buffer with a thickness of  
only 160 nm [17], [18]. 
     When a tunnel diode is connected with a load resistor or 
transistor, hysteresis of current-voltage (IV) characteristics can 
be observed if the value of the load resistance is larger than that 
of the negative differential resistance (NDR). This hysteresis 
has been utilized to build various digital circuits, including 
universal and reconfigurable logic gates [19], trigger circuits 
[20], and multi-valued memory cells [21]. In this work, we 
fabricated a tunneling trigger with two fin-array tunnel diodes 
connected back to back. By sweeping forward and backward at 
the input end, a Schmitt-trigger-like behavior is observed at the 
output end. We also show that the tunneling trigger circuit is 
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highly predictable and controllable by varying the device size 
and series resistance.  
II. DEVICE STRUCTURE AND FABRICATION  
     Fig. 1(a) presents a 70o tilted-view SEM image of the highly 
ordered GaAs fin-array grown on (001) silicon. Detailed 
material growth and characterization of this structure has been 
reported [17]. Prior to device fabrication, the sample was 
thermally annealed at 550 oC for 30 sec to activate the 
hydrogen-passivated carbon in the p-GaAs. Metal stack 
(Ni/Ge/Au) was firstly patterned on the n-GaAs fins. Then, wet 
etching (H3PO4:H2O2:H2O = 3:1:50) was performed to remove 
the top n-GaAs/InGaAs and partially etch the p-GaAs. Fig. 1(b) 
displays the schematic of the fabricated fin-array tunneling 
trigger. Three identical tunnel diodes are electrically connected 
by partially etched p-GaAs fins. Each fin consists of three 
epi-layers: 80 nm n-GaAs, 5 nm n-In0.2GaAs and 150 nm 
p-GaAs. Fig. 1(c) shows the equivalent circuit of the fabricated 
tunneling trigger, where RC corresponds to the contact 
resistance between the metal stack and the n-GaAs fins, while 
RW refers to the resistance of the partially etched p-GaAs fins. 
The input voltage was applied on Port 1 and the output voltage 
was measured from Port 2, with Port 3 grounded. During the 
measurement, TD-1 was reverse biased and served as a resistor. 
Therefore, the simplified circuit, consisting of series-connected 
tunnel diode and resistor, is displayed on right side of Fig. 1(c). 
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Fig. 1. (a) 70o tilted SEM image of the as-grown GaAs fin-array on (001) 
Si substrate. (b) Schematic of the GaAs fin-array tunneling trigger 
monolithically integrated on (001) Si substrates. (c) Equivalent circuit of 
the tunneling trigger. Simplified circuits is shown on the right.  
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III. RESULTS AND DISCUSSION 
      We measured the voltage and current characteristics of the 
fabricated fin-array tunneling trigger under a double sweep 
condition (0 to 3 V and then 3 V to 0). For clear comparison, the 
curves of tunnel diode voltage (VTD), load resistor voltage (VR) 
and total current (I) are plotted together in Fig. 2. The voltage 
drop across the tunnel diode exhibits a Schmitt-trigger-like 
behavior, with abrupt increase and decrease at different input 
voltages. When the input voltage was increased to 2.12 V 
(sweep forward), the output voltage increased suddenly from 
0.41 V to 0.80 V. Similarly, the output voltage slumped from 
0.54 V to 0.25 V, when the input voltage was decreased to 1.45 
V (sweep backward). Bistable characteristic can be observed in 
all the measured parameters when the input voltage falls 
between 1.45 V and 2.12 V.  
  
      Fig. 3 briefly summarizes the basic principle of the 
tunneling trigger. To simplify the analysis, we used an ideal 
tunnel diode IV curve with constant resistance at different 
regions before the valley voltage. While after the valley point, 
we treated the tunnel diode as a simple forward-biased PN 
junction. The current-voltage relationship of an ideal PN 
junction can be written as  � = �0exp⁡ሺ���� − 1ሻ , where J0 is the 
saturation current density. The trigger behavior can only be 
observed when the series resistance exceeds the NDR of the 
tunnel diode. As shown by the load line analysis in Fig. 3(a), 
the intersections of the load line of the resistor and the IV curve 
of the tunnel diode indicate stable working points of the circuit. 
The intersection of the load line and the abscissa axis refers to 
the input voltage value, and the abscissa of the working point 
corresponds to the voltage drop across the tunnel diode (output 
voltage). When sweeping forward, the output voltage increases 
linearly until the input voltage reaches the value of VT1, where 
two stable working points A and B co-exist. Further increase of 
the input voltage leads to the transition to a single working 
point and an abrupt increases of output voltage from VTD1 to 
VTD2. However, when sweeping backward, we observe the 
turning point when the input voltage decreases to the value of 
VT2, as indicated by the red arrow in Fig. 3(b).  Fig. 3(c) 
presents the voltage drop across the tunnel diode under the 
double sweep condition with clearly identified 
Schmitt-trigger-like behavior. When the series resistance is 
smaller than the NDR, only one stable working point exists and 
no trigger behavior can be obtained, as evidenced by the load 
lines analysis in Fig. 3(d).  
 
      Based on the ideal case in Fig. 3, we calculated the values of 
different parameters of the tunneling trigger circuit and 
summarized the results (both theoretical and experimental) in 
Table I. Both VT1 and VT2 are influenced by the intrinsic peak 
and valley voltage (VPi and VVi) of the tunnel junction, the peak 
and valley current density (JP and JV), and device size “A”. VPi 
and VVi are determined solely by the properties of the tunnel 
junction. Rp is the parasitic resistance of the tunnel diode and 
RL is the load resistance of the circuit. The definition of other 
critical parameters is illustrated in Fig. 3(c). As summarized in 
Table II, when R approaches infinity (load line parallel to 
abscissa axis), Vin would also be infinity and the ratio Vout/Vin (describing the curve shape) would be zero. When 
 
Fig. 2. Measured current and voltage across both series resistor and tunnel 
diode when sweep forward and backward. Hysteresis was observed in all 
parameters and Schmitt-trigger-like behavior was obtained from the 
voltage across the tunnel diode. 
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Fig. 3.  Schematic showing the basic principle of the tunneling trigger. (a) 
Tunnel diode IV curve with load line when sweeping forward. Switch 
point resides around the peak point. (b) Tunnel diode IV curve with load 
line when sweeping backward. Switch point resides around the valley 
point. (c) Schematic showing the Schmitt-trigger characteristic (d) No 
switch point can be found when series resistance is smaller than the 
negative differential resistance.  
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TABLE I 
CALCULATED PARAMETER VALUES OF TUNNELING TRIGGER  
 
 
Parameters Theoretical values
VT1
VT2
VTD1
VTD2
VTD3
VTD4
VPi + JPA(RL + RP) 
VVi + JVA(RL + RP)  
Vpi + JPARP
VVi + JVARP <  VTD2 < ln( + 1)
0 <  VTD4 < Vpi + JPARP
VVi + JVARP
Vin (VPiVVi)+ A(JP  JV)(RL + RP) 
NDR (VPiVVi) /A(JP  JV)  RPVout (VVi VPi) A(JP  JV)RP
Experimental values
2.12 V
0.41 V  
0.79 V
0.52 V
0.24 V
0.68 V
1.25 kΩ (intrinsic)
0.11 V
1.44 V
RL is equal to NDR, Vin is zero and the curve ratio Vout/Vin 
would approach infinity. 
 
 
        We demonstrated the hysteresis is tunable by varying the 
device dimensions. As shown in Fig. 4(a), we observe a 
monotonic decrease of the curve ratio Vout/Vin as device size 
increases. As illustrated previously in Table I, both Vout and Vin are directly related to device size “A”, area of the metal 
contacts. Changes in the device size would result in a direct 
scaling of the peak current. Although the contact resistance RP 
and RL would also scale with the device area, the effect is much 
smaller. Therefore, the observed change of Vout and Vin with 
device dimension scales agrees with the theoretical analysis 
shown in Fig. 3. The hysteresis can also be tuned by varying the 
values of the load resistor, as verified by the measurement in Fig. 
4(b). An increase of the load resistor value results in the decrease 
of the curve ratio Vout/Vin. It should be noted that both VTD1 
and VTD3 become smaller as RL increases and VTD1 exhibits a 
much larger dependence on RL than VTD3. The shift of VTD1 with 
RL might be due to the rounded peak point and the kinks in the 
NDR region, as has been reported in Ref. [12] and [22]. The 
mechanism of the weak dependence of VTD3 on RL is still under 
investigation. 
 
IV. CONCLUSION 
      In conclusion, we have demonstrated tunneling trigger 
characteristics in fin-arrays with tunable hysteresis on exact 
(001) silicon substrates. The tunable hysteresis was 
theoretically proven by load line analysis and experimentally 
validated by varying device dimension and load resistance. 
These results show promises for III-V tunnel diode based 
digital circuits on exact (001) silicon substrates.   
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Fig. 4. (a) Tunneling trigger behavior measured from devices with 
different sizes. (b) Tunneling trigger behavior measured from devices 
with different load resistance. 
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